
68
32117DS–AVR-01/12
AT32UC3C
Figure 7-4.
DAC output
Note:
1. The measures are done without any I/O activity on VDDANA/GNDANA power domain.
CLOAD
RLOAD
DAC0A
UC3C
S/H
DAC
Table 7-40.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
RES
Resolution
VVDDANA = 3V,
V
DACREF = 2V,
One S/H
12
Bit
INL
Integral Non-Linearity
8
LSB
DNL
Differential Non-linearity
6
LSB
Offset error
-30
30
mV
Gain error
-30
30
mV
RES
Resolution
VVDDANA = 5V,
V
DACREF = 3V,
One S/H
12
Bit
INL
Integral Non-Linearity
12
LSB
DNL
Differential Non-linearity
6
LSB
Offset error
-30
30
mV
Gain error
-30
30
mV